

LM3671

2MHz, 600mA Step-Down DC-DC Converter in SOT23-5 and 5-bump Micro SMD

General Description

The LM3671 step-down DC-DC converter is optimized for powering low voltage circuits from a single Li-Ion cell battery and input voltage rails from 2.7V to 5.5V. It provides up to 600mA load current, over the entire input voltage range. There are several different fixed voltage output options available as well as an adjustable output voltage version.

The device offers superior features and performance for mobile phones and similar portable systems. Automatic intelligent switching between PWM low-noise and PFM low-current mode offers improved system control. During PWM mode, the device operates at a fixed-frequency of 2 MHz (typ). Hysteretic PFM mode extends the battery life by reducing the quiescent current to 16 μA (typ) during light load and standby operation. Internal synchronous rectification provides high efficiency during PWM mode operation. In shutdown mode, the device turns off and reduces battery consumption to 0.01 μA (typ).

The LM3671 is available in SOT23-5 and a tiny 5-bump micro SMD packages in leaded (PB) and lead-free (NO PB) versions. A high switching frequency of 2 MHz (typ) allows use of tiny surface-mount components. Only three external surface-mount components, an inductor and two ceramic capacitors, are required.

Features

- 16 µA typical quiescent current
- 600 mA maximum load capability
- 2 MHz PWM fixed switching frequency (typ)
- Automatic PFM/PWM mode switching
- Available in fixed output voltages and adjustable version
- SOT23-5 and 5-bump micro SMD packages
- Internal synchronous rectification for high efficiency
- Internal soft start
- 0.01 µA typical shutdown current
- Operates from a single Li-lon cell battery
- Only three tiny surface-mount external components required (one inductor, two ceramic capacitors)
- Current overload and Thermal shutdown protection

Applications

- Mobile phones
- PDAs
- MP3 players
- W-LAN
- Portable instruments
- Digital still cameras
- Portable Hard disk drives

Typical Application Circuits




FIGURE 1. Typical Application Circuit

Typical Application Circuits (Continued)




FIGURE 2. Typical Application Circuit for ADJ version

Connection Diagram and Package Mark Information






FIGURE 3. TopView SOT23-5 Package NS Package Number MF05A





20108444

FIGURE 4. 5-bump Micro SMD Package NS Package Number TLA05CBA

Pin Descriptions (SOT23-5)

Pin #	Name	Description
1	V _{IN}	Power supply input. Connect to the input filter capacitor (Figure 1).
2	GND	Ground pin.
3	EN	Enable pin. The device is in shutdown mode when voltage to this pin is <0.4V and enabled when >1.0V. Do not leave this pin floating.
	FD	1 3
4	FB	Feedback analog input. Connect directly to the output filter capacitor for fixed voltage versions. For adjustable version external resistor dividers are required (<i>Figure 2</i>). The internal resistor dividers are disabled for the adjustable version.
5	SW	Switching node connection to the internal PFET switch and NFET synchronous
		rectifier.

Pin Descriptions (5-bump Micro SMD)

Pin #	Name	Description
A1	V _{IN}	Power supply input. Connect to the input filter capacitor (Figure 1).
A3	GND	Ground pin.
C1	EN	Enable pin. The device is in shutdown mode when voltage to this pin is <0.4V and
		enabled when >1.0V. Do not leave this pin floating.
C3	FB	Feedback analog input. Connect directly to the output filter capacitor for fixed voltage
		versions. For adjustable version external resistor dividers are required (Figure 2). The
		internal resistor dividers are disabled for the adjustable version.
B2	SW	Switching node connection to the internal PFET switch and NFET synchronous
		rectifier.

oltage Option	Order Number	Spec	Package Marking	Supplied As
ADJ	LM3671MF-ADJ	NOPB	SBTB	1000 units, Tape-and-Reel
	LM3671MFX-ADJ	NOPB		3000 units, Tape-and-Reel
	LM3671MF-ADJ		2010	1000 units, Tape-and-Reel
	LM3671MFX-ADJ			3000 units, Tape-and-Reel
1.2	LM3671MF-1.2	NOPB		1000 units, Tape-and-Reel
	LM3671MFX-1.2	NOPB	SBPB	3000 units, Tape-and-Reel
	LM3671MF-1.2		SDFD	1000 units, Tape-and-Reel
	LM3671MFX-1.2			3000 units, Tape-and-Reel
1.25	LM3671MF-1.25	NOPB		1000 units, Tape-and-Reel
	LM3671MFX-1.25	NOPB	CDDD	3000 units, Tape-and-Reel
	LM3671MF-1.25		SDRB	1000 units, Tape-and-Reel
	LM3671MFX-1.25			3000 units, Tape-and-Reel
1.375	LM3671MF-1.375	NOPB		1000 units, Tape-and-Reel
	LM3671MFX-1.375	NOPB	OEDD	3000 units, Tape-and-Reel
	LM3671MF-1.375		SEDB	1000 units, Tape-and-Reel
	LM3671MFX-1.375			3000 units, Tape-and-Reel
1.5	LM3671MF-1.5	NOPB		1000 units, Tape-and-Reel
	LM3671MFX-1.5	NOPB	ODDD	3000 units, Tape-and-Reel
	LM3671MF-1.5		SBRB	1000 units, Tape-and-Reel
	LM3671MFX-1.5			3000 units, Tape-and-Reel
1.6	LM3671MF-1.6	NOPB		1000 units, Tape-and-Reel
	LM3671MFX-1.6	NOPB	00110	3000 units, Tape-and-Reel
	LM3671MF-1.6		SDUB	1000 units, Tape-and-Reel
	LM3671MFX-1.6			3000 units, Tape-and-Reel
1.8	LM3671MF-1.8	NOPB		1000 units, Tape-and-Reel
	LM3671MFX-1.8	NOPB	0000	3000 units, Tape-and-Reel
	LM3671MF-1.8		SBSB	1000 units, Tape-and-Reel
	LM3671MFX-1.8			3000 units, Tape-and-Reel
1.875	LM3671MF-1.875	NOPB		1000 units, Tape-and-Reel
	LM3671MFX-1.875	NOPB	ODVD	3000 units, Tape-and-Reel
	LM3671MF-1.875		SDVB	1000 units, Tape-and-Reel
	LM3671MFX-1.875			3000 units, Tape-and-Reel
2.5*	LM3671MF-2.5	NOPB		1000 units, Tape-and-Reel
	LM3671MFX-2.5	NOPB	TDD	3000 units, Tape-and-Reel
	LM3671MF-2.5		TBD	1000 units, Tape-and-Reel
	LM3671MFX-2.5			3000 units, Tape-and-Reel
2.8*	LM3671MF-2.8	NOPB		1000 units, Tape-and-Reel
	LM3671MFX-2.8	NOPB	TDD	3000 units, Tape-and-Reel
	LM3671MF-2.8		TBD	1000 units, Tape-and-Reel
	LM3671MFX-2.8			3000 units, Tape-and-Reel
3.3*	LM3671MF-3.3	NOPB		1000 units, Tape-and-Reel
	LM3671MFX-3.3	NOPB	TDD	3000 units, Tape-and-Reel
	LM3671MF-3.3		TBD	1000 units, Tape-and-Reel
	LM3671MFX-3.3			3000 units, Tape-and-Reel

^{*}Samples available. To be released soon.

Ordering Information (5-bump Micro SMD) Voltage Option Order Number Spec **Package Marking** Supplied As ADJ* LM3671TL-ADJ **NOPB** 1000 units, Tape-and-Reel LM3671TLX-ADJ **NOPB** 3000 units. Tape-and-Reel **TBD** LM3671TL-ADJ 1000 units, Tape-and-Reel LM3671TLX-ADJ 3000 units, Tape-and-Reel 1.2 LM3671TL-1.2 **NOPB** 1000 units, Tape-and-Reel LM3671TLX-1.2 **NOPB** 3000 units, Tape-and-Reel С LM3671TL-1.2 1000 units, Tape-and-Reel LM3671TLX-1.2 3000 units, Tape-and-Reel 1.5 LM3671TL-1.5 **NOPB** 1000 units, Tape-and-Reel **NOPB** LM3671TLX-1.5 3000 units, Tape-and-Reel D LM3671TL-1.5 1000 units, Tape-and-Reel LM3671TLX-1.5 3000 units, Tape-and-Reel 1.8 LM3671TL-1.8 **NOPB** 1000 units, Tape-and-Reel LM3671TLX-1.8 **NOPB** 3000 units, Tape-and-Reel В LM3671TL-1.8 1000 units, Tape-and-Reel LM3671TLX-1.8 3000 units, Tape-and-Reel 1.875 LM3671TL-1.875 **NOPB** 1000 units, Tape-and-Reel **NOPB** LM3671TLX-1.875 3000 units, Tape-and-Reel S LM3671TL-1.875 1000 units, Tape-and-Reel LM3671TLX-1.875 3000 units, Tape-and-Reel 2.5* LM3671TL-2.5 **NOPB** 1000 units, Tape-and-Reel **NOPB** LM3671TLX-2.5 3000 units, Tape-and-Reel **TBD** LM3671TL-2.5 1000 units, Tape-and-Reel LM3671TLX-2.5 3000 units, Tape-and-Reel **NOPB** 2.8* LM3671TL-2.8 1000 units, Tape-and-Reel **NOPB** 3000 units, Tape-and-Reel LM3671TLX-2.8 **TBD** LM3671TL-2.8 1000 units, Tape-and-Reel LM3671TLX-2.8 3000 units, Tape-and-Reel **NOPB** 3.3* LM3671TL-3.3 1000 units, Tape-and-Reel

TBD

LM3671TLX-3.3

LM3671TL-3.3

LM3671TLX-3.3

NOPB

3000 units, Tape-and-Reel

1000 units, Tape-and-Reel

3000 units, Tape-and-Reel

^{*}Samples available. To be released soon.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $V_{\rm IN}$ Pin: Voltage to GND $-0.2 \rm V$ to 6.0 V FB, SW, EN Pin: (GND-0.2 V) to $(V_{\rm IN} + 0.2 \rm V)$

Continuous Power Dissipation

(Note 3)

Junction Temperature (T_{J-MAX}) +125°C Storage Temperature Range -65°C to +150°C Maximum Lead Temperature 260°C

(Soldering, 10 sec.)

ESD Rating (Note 4)

Human Body Model: All Pins Machine Model: All Pins **Operating Ratings** (Notes 1, 2)

Input Voltage Range 2.7V to 5.5V Recommended Load Current 0mA to 600 mA Junction Temperature (T_J) Range -30° C to $+125^{\circ}$ C Ambient Temperature (T_A) Range (Note 5) -30° C to $+85^{\circ}$ C

Thermal Properties

Junction-to-Ambient 130°C/W

Thermal Resistance (θ_{JA}) (SOT23-5) for 4 layer board

(Note 6)

Junction-to-Ambient 85°C/W

Thermal Resistance (θ_{JA}) (Micro SMD) for 4 layer board (Note 6)

Electrical Characteristics (Notes 2, 8, 9) Limits in standard typeface are for $T_J = 25^{\circ}C$. Limits in **boldface** type apply over the full operating ambient temperature range ($-30^{\circ}C \le T_A \le +85^{\circ}C$). Unless otherwise noted, specifications apply to the LM3671MF/TL with $V_{IN} = EN = 3.6V$

2 kV

200V

Internally Limited

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{IN}	Input Voltage Range	(Note 10)	2.7		5.5	V
V _{FB}	Feedback Voltage (Fixed) MF	PWM mode	-4		+4	%
	Feedback Voltage (Fixed) TL		-2.5		+2.5	
	Feedback Voltage (ADJ) MF (Note 11)	PWM mode	-4		+4	%
	Line Regulation	$\begin{vmatrix} 2.7V \le V_{IN} \le 5.5V \\ I_O = 10 \text{ mA} \end{vmatrix}$		0.031		%/V
	Load Regulation			0.0013		%/mA
V _{REF}	Internal Reference Voltage			0.5		V
I _{SHDN}	Shutdown Supply Current	EN = 0V		0.01	1	μΑ
IQ	DC Bias Current into V _{IN}	No load, device is not switching (FB forced higher than programmed output voltage)		16	35	μА
R _{DSON (P)}	Pin-Pin Resistance for PFET	V _{IN} = V _{GS} = 3.6V		380	500	mΩ
R _{DSON (N)}	Pin-Pin Resistance for NFET	V _{IN} = V _{GS} = 3.6V		250	400	mΩ
I _{LIM}	Switch Peak Current Limit	Open Loop (Note 7)	830	1020	1150	mA
V _{IH}	Logic High Input		1.0			V
V _{IL}	Logic Low Input				0.4	V
I _{EN}	Enable (EN) Input Current			0.01	1	μΑ
Fosc	Internal Oscillator Frequency	PWM Mode	1.6	2	2.6	MHz

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

Note 2: All voltages are with respect to the potential at the GND pin.

Note 3: Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at T_J= 150°C (typ.) and disengages at T_J= 130°C (typ.).

Note 4: The Human body model is a 100 pF capacitor discharged through a 1.5 k Ω resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin. MIL-STD-883 3015.7

Note 5: In Applications where high power dissipation and/or poor package resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature (T_{J-MAX}) , the maximum power dissipation of the device in the application (P_{D-MAX}) and the junction to ambient thermal resistance of the package (θ_{JA}) in the application, as given by the following equation: $T_{A-MAX} = T_{J-MAX} - (\theta_{JA} \times P_{D-MAX})$. Refer to Dissipation rating table for P_{D-MAX} values at different ambient temperatures.

Note 6: Junction to ambient thermal resistance is highly application and board layout dependent. In applications where high power dissipation exists, special care must be given to thermal dissipation issues in board design. Specified value of 130 °C/W for SOT23-5 is based on a 4 layer, 4" x 3", 2/1/1/2 oz. Cu board as per JEDEC standards is used.

Electrical Characteristics (Notes 2, 8, 9) Limits in standard typeface are for $T_J = 25\,^{\circ}$ C. Limits in **boldface** type apply over the full operating ambient temperature range ($-30\,^{\circ}$ C $\leq T_A \leq +85\,^{\circ}$ C). Unless otherwise noted, specifications apply to the LM3671MF/TL with $V_{IN} = EN = 3.6V$ (Continued)

Note 7: Refer to datasheet curves for closed loop data and its variation with regards to supply voltage and temperature. Electrical Characteristic table reflects open loop data (FB=0V and current drawn from SW pin ramped up until cycle by cycle current limit is activated). Closed loop current limit is the peak inductor current measured in the application circuit by increasing output current until output voltage drops by 10%.

Note 8: Min and Max limits are guaranteed by design, test or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm.

Note 9: The parameters in the electrical characteristic table are tested at V_{IN}= 3.6V unless otherwise specified. For performance over the input voltage range refer to datasheet curves.

Note 10: The input voltage range recommended for ideal applications performance for the specified output voltages is given below:

 V_{IN} = 2.7V to 5.5V for 1.0V < V_{OUT} < 1.8V

 V_{IN} = (V_{OUT}+ 1V) to 5.5V for $1.8V \leq V_{OUT} \leq 3.3V$

Note 11: Feedback voltage specification for ADJ include the tolerances of the resistor divider network. ADJ version is configured to 1.5V output.

Dissipation Rating Table

$\theta_{ extsf{JA}}$	T _A ≤ 25°C Power Rating	T _A = 60°C Power Rating	T _A = 85°C Power Rating
130°C/W (4 layer board) SOT23-5	770mW	500mW	310mW
85°C/W (4 layer board) 5-bump Micro SMD	1179mW	765mW	470mW

Block Diagram






FIGURE 5. Simplified Functional Diagram

Typical Performance Characteristics


LM3671MF/TL, Circuit of Figure 1, V_{IN} = 3.6V, T_A = 25°C, unless otherwise noted.

Quiescent Supply Current vs. Supply Voltage







Output Voltage vs. Temperature $(V_{OUT} = 1.5V)$




Shutdown Current vs. Temp




Output Voltage vs. Supply Voltage $(V_{OUT} = 1.5V)$




Output Voltage vs. Output Current (V_{OUT} = 1.5V)




Typical Performance Characteristics (Continued)




Efficiency vs. Output Current (V_{OUT} = 1.5V, L= 2.2 μ H, dcr = 200m Ω)




Efficiency vs. Output Current (ADJ: V_{OUT} = 2.5V, L= 2.2 μ H, dcr = 200m Ω)




Efficiency vs. Output Current (V_{OUT} = 1.2V, L= 2.2 μ H, dcr = 200m Ω)



Efficiency vs. Output Current (V_{OUT} = 1.8V, L= 2.2 μ H, dcr = 200m Ω)




Efficiency vs. Output Current (ADJ: V_{OUT} = 3.3V, L= 2.2 μ H, dcr = 200m Ω)




20108442

Typical Performance Characteristics (Continued)


Switching Frequency vs. Temperature




Line Transient Response (PWM Mode)




Load Transient Response (PFM Mode 0.5mA to 50mA)




Open/Closed Loop Current Limit vs. Temperature




Load Transient Response (PWM Mode)




Load Transient Response (PFM Mode 50mA to 0.5mA)




Typical Performance Characteristics (Continued)







Mode Change by Load Transients (PWM to PFM)



Start Up into PWM Mode (Output Current= 300mA)



Start Up into PFM Mode (Output Current= 1mA)



20108419

Operation Description

DEVICE INFORMATION

The LM3671, a high efficiency step down DC-DC switching buck converter, delivers a constant voltage from a single Li-Ion battery and input voltage rails from 2.7V to 5.5V to portable devices such as cell phones and PDAs. Using a voltage mode architecture with synchronous rectification, the LM3671 has the ability to deliver up to 600 mA depending on the input voltage, output voltage, ambient temperature and the inductor chosen.

There are three modes of operation depending on the current required - PWM (Pulse Width Modulation), PFM (Pulse Frequency Modulation), and shutdown. The device operates in PWM mode at load current of approximately 80 mA or higher. Lighter load current cause the device to automatically switch into PFM for reduced current consumption ($I_{\rm Q}=16~\mu{\rm A}$ typ) and a longer battery life. Shutdown mode turns off the device, offering the lowest current consumption ($I_{\rm SHUTDOWN}=0.01~\mu{\rm A}$ typ).

Additional features include soft-start, under voltage protection, current overload protection, and thermal shutdown protection. As shown in *Figure 1*, only three external power components are required for implementation.

The part uses an internal reference voltage of 0.5V. It is recommended to keep the part in shutdown until the input voltage is 2.7V or higher.

CIRCUIT OPERATION

During the first portion of each switching cycle, the control block in the LM3671 turns on the internal PFET switch. This allows current to flow from the input through the inductor to the output filter capacitor and load. The inductor limits the current to a ramp with a slope of $(V_{IN}-V_{OUT})/L$, by storing energy in a magnetic field.

During the second portion of each cycle, the controller turns the PFET switch off, blocking current flow from the input, and then turns the NFET synchronous rectifier on. The inductor draws current from ground through the NFET to the output filter capacitor and load, which ramps the inductor current down with a slope of - $V_{\rm OUT}/L_{\rm .}$

The output filter stores charge when the inductor current is high, and releases it when inductor current is low, smoothing the voltage across the load.

The output voltage is regulated by modulating the PFET switch on time to control the average current sent to the load. The effect is identical to sending a duty-cycle modulated rectangular wave formed by the switch and synchronous rectifier at the SW pin to a low-pass filter formed by the inductor and output filter capacitor. The output voltage is equal to the average voltage at the SW pin.

PWM OPERATION

During PWM operation the converter operates as a voltagemode controller with input voltage feed forward. This allows the converter to achieve good load and line regulation. The DC gain of the power stage is proportional to the input voltage. To eliminate this dependence, feed forward inversely proportional to the input voltage is introduced.

While in PWM mode, the output voltage is regulated by switching at a constant frequency and then modulating the energy per cycle to control power to the load. At the beginning of each clock cycle the PFET switch is turned on and the inductor current ramps up until the comparator trips and the control logic turns off the switch. The current limit com-

parator can also turn off the switch in case the current limit of the PFET is exceeded. Then the NFET switch is turned on and the inductor current ramps down. The next cycle is initiated by the clock turning off the NFET and turning on the PFET.




FIGURE 6. Typical PWM Operation

Internal Synchronous Rectification

While in PWM mode, the LM3671 uses an internal NFET as a synchronous rectifier to reduce rectifier forward voltage drop and associated power loss. Synchronous rectification provides a significant improvement in efficiency whenever the output voltage is relatively low compared to the voltage drop across an ordinary rectifier diode.

Current Limiting

A current limit feature allows the LM3671 to protect itself and external components during overload conditions. PWM mode implements current limiting using an internal comparator that trips at 1020 mA (typ). If the output is shorted to ground the device enters a timed current limit mode where the NFET is turned on for a longer duration until the inductor current falls below a low threshold. This allows the inductor current more time to decay, thereby preventing runaway.

PFM OPERATION

At very light load, the converter enters PFM mode and operates with reduced switching frequency and supply current to maintain high efficiency.

The part automatically transitions into PFM mode when either of two conditions occurs for a duration of 32 or more clock cycles:

- A. The NFET current reaches zero.
- B. The peak PMOS switch current drops below the I_{MODE} level, (Typically I_{MODE} < 30mA + $V_{IN}\!/42~\Omega$).

Operation Description (Continued)




FIGURE 7. Typical PFM Operation

During PFM operation, the converter positions the output voltage slightly higher than the nominal output voltage during PWM operation, allowing additional headroom for voltage drop during a load transient from light to heavy load. The PFM comparators sense the output voltage via the feedback pin and control the switching of the output FETs such that the output voltage ramps between $^{\sim}0.6\%$ and $^{\sim}1.7\%$ above the nominal PWM output voltage. If the output voltage is below

the 'high' PFM comparator threshold, the PMOS power switch is turned on. It remains on until the output voltage reaches the 'high' PFM threshold or the peak current exceeds the I $_{\rm PFM}$ level set for PFM mode. The typical peak current in PFM mode is: I $_{\rm PFM}=112\text{mA}+V_{\rm IN}/27\Omega$.

Once the PMOS power switch is turned off, the NMOS power switch is turned on until the inductor current ramps to zero. When the NMOS zero-current condition is detected, the NMOS power switch is turned off. If the output voltage is below the 'high' PFM comparator threshold (see *Figure 8*), the PMOS switch is again turned on and the cycle is repeated until the output reaches the desired level. Once the output reaches the 'high' PFM threshold, the NMOS switch is turned on briefly to ramp the inductor current to zero and then both output switches are turned off and the part enters an extremely low power mode. Quiescent supply current during this 'sleep' mode is $16\mu A$ (typ), which allows the part to achieve high efficiency under extremely light load conditions.

If the load current should increase during PFM mode (see Figure 8) causing the output voltage to fall below the 'low2' PFM threshold, the part will automatically transition into fixed-frequency PWM mode. When $V_{\rm IN}$ =2.7V the part transitions from PWM to PFM mode at "35mA output current and from PFM to PWM mode at "85mA , when $V_{\rm IN}$ =3.6V, PWM to PFM transition happens at "50mA and PFM to PWM transition happens at "65mA and PFM to PWM transition happens at "65mA and PFM to PWM transition happens at "115mA.




FIGURE 8. Operation in PFM Mode and Transfer to PWM Mode

SHUTDOWN MODE

Setting the EN input pin low (<0.4V) places the LM3671 in shutdown mode. During shutdown the PFET switch, NFET switch, reference, control and bias circuitry of the LM3671 are turned off. Setting EN high (>1.0V) enables normal operation. It is recommended to set EN pin low to turn off the

LM3671 during system power up and undervoltage conditions when the supply is less than 2.7V. Do not leave the EN pin floating.

Operation Description (Continued)

SOFT START

The LM3671 has a soft-start circuit that limits in-rush current during start-up. During start-up the switch current limit is increased in steps. Soft start is activated only if EN goes from logic low to logic high after Vin reaches 2.7V. Soft start is implemented by increasing switch current limit in steps of 70mA, 140mA, 280mA and 1020mA (typical switch current limit). The start-up time thereby depends on the output capacitor and load current demanded at start-up. Typical start-up times with a 10µF output capacitor and 300mA load is 400 µs and with 1mA load is 275µs.

LDO - LOW DROP OUT OPERATION

The LM3671-ADJ can operate at 100% duty cycle (no switching; PMOS switch completely on) for low drop out support of the output voltage. In this way the output voltage will be controlled down to the lowest possible input voltage. When the device operates near 100% duty cycle, output voltage ripple is approximately 25 mV.

The minimum input voltage needed to support the output voltage is

V_{IN, MIN} = I_{LOAD} * (R_{DSON, PFET} + R_{INDUCTOR}) + V_{OUT}

ILOAD
 Load current

 $\bullet \quad \mathsf{R}_{\mathsf{DSON},\;\mathsf{PFET}} \qquad \quad \mathsf{Drain}\;\;\mathsf{to}\;\;\mathsf{source}\;\;\mathsf{resistance}\;\;\mathsf{of}\;\;$

PFET switch in the triode region

• R_{INDUCTOR} Inductor resistance

Application Information

OUTPUT VOLTAGE SELECTION FOR LM3671-ADJ

The output voltage of the adjustable parts can be programmed through the resistor network connected from V_{OUT} to FB, then to GND. V_{OUT} is adjusted to make the voltage at FB equal to 0.5V. The resistor from FB to GND (R2) should be 200 $k\Omega$ to keep the current drawn through this network well below the 16 μA quiescent current level (PFM mode) but large enough that it is not susceptible to noise. If R2 is 200 $k\Omega$, and V_{FB} is 0.5V, the current through the resistor feedback network will be 2.5 μA .

The formula for output voltage selection is:

$$V_{OUT} = V_{FB} * \left(1 + \frac{R1}{R2}\right)$$

• V_{OUT}: output voltage (volts)

V_{FB}: feedback voltage = 0.5V

R1: feedback resistor from V_{OUT} to FB

· R2: feedback resistor from FB to GND

For any output voltage greater than or equal to 1.0V, a zero must be added around 45 kHz for stability. The formula for calculation of C1 is:

C1 =
$$\frac{1}{(2 * \pi * R1 * 45 \text{ kHz})}$$

For output voltages higher than 2.5V, a pole must be placed at 45 kHz as well. If the pole and zero are at the same frequency the formula for calculation of C2 is:

C2 =
$$\frac{1}{(2 * \pi * R2 * 45 \text{ kHz})}$$

The formula for location of zero and pole frequency created by adding C1 and C2 is given below. By adding C1, a zero as well as a higher frequency pole is introduced.

$$Fz = \frac{1}{(2 * \pi * R1 * C1)}$$

$$Fp = \frac{1}{2 * \pi * (R1 || R2) * (C1+C2)}$$

See the "LM3671-ADJ configurations for various $V_{\rm OUT}$ " table.

15

LM3671-ADJ Configurations For Various V_{OUT} (Circuit of Figure 2)

V _{OUT} (V)	R1(k Ω)	R2 (k Ω)	C1 (pF)	C2 (pF)	L (µH)	C _{IN} (µF)	C _{OUT} (µF)
1.0	200	200	18	none	2.2	4.7	10
1.1	191	158	18	none	2.2	4.7	10
1.2	280	200	12	none	2.2	4.7	10
1.5	357	178	10	none	2.2	4.7	10
1.6	442	200	8.2	none	2.2	4.7	10
1.7	432	178	8.2	none	2.2	4.7	10
1.8	464	178	8.2	none	2.2	4.7	10
1.875	523	191	6.8	none	2.2	4.7	10
2.5	402	100	8.2	none	2.2	4.7	10
2.8	464	100	8.2	33	2.2	4.7	10
3.3	562	100	6.8	33	2.2	4.7	10

INDUCTOR SELECTION

There are two main considerations when choosing an inductor; the inductor should not saturate, and the inductor current ripple should be small enough to achieve the desired output voltage ripple. Different saturation current rating specifications are followed by different manufacturers so attention must be given to details. Saturation current ratings are typically specified at 25°C. However, ratings at the maximum ambient temperature of application should be requested from the manufacturer. The minimum value of inductance to guarantee good performance is 1.76µH at I_{LIM} (typ) dc current over the ambient temperature range. Shielded inductors radiate less noise and should be preferred.

There are two methods to choose the inductor saturation current rating.

Method 1:

The saturation current should be greater than the sum of the maximum load current and the worst case average to peak inductor current. This can be written as

$$I_{SAT} > I_{OUTMAX} + I_{RIPPLE}$$
where $I_{RIPPLE} = \left(\frac{V_{IN} - V_{OUT}}{2 * L}\right) * \left(\frac{V_{OUT}}{V_{IN}}\right) * \left(\frac{1}{f}\right)$

- I_{RIPPLE}: average to peak inductor current
- I_{OUTMAX}: maximum load current (600mA)
- V_{IN}: maximum input voltage in application
- L: min inductor value including worst case tolerances (30% drop can be considered for method 1)
- f: minimum switching frequency (1.6Mhz)
- V_{OUT}: output voltage

Method 2

A more conservative and recommended approach is to choose an inductor that has a saturation current rating greater than the maximum current limit of 1150mA.

A 2.2 μ H inductor with a saturation current rating of at least 1150 mA is recommended for most applications.The induc-

tor's resistance should be less than 0.3Ω for good efficiency. *Table 1* lists suggested inductors and suppliers. For low-cost applications, an unshielded bobbin inductor could be considered. For noise critical applications, a toroidal or shielded-bobbin inductor should be used. A good practice is to lay out the board with overlapping footprints of both types for design flexibility. This allows substitution of a low-noise shielded inductor, in the event that noise from low-cost bobbin models is unacceptable.

INPUT CAPACITOR SELECTION

A ceramic input capacitor of 4.7 µF, 6.3V is sufficient for most applications. Place the input capacitor as close as possible to the V_{IN} pin of the device. A larger value may be used for improved input voltage filtering. Use X7R or X5R types; do not use Y5V. DC bias characteristics of ceramic capacitors must be considered when selecting case sizes like 0805 and 0603. The minimum input capacitance to guarantee good performance is 2.2µF at 3V dc bias; 1.5µF at 5V dc bias including tolerances and over ambient temperature range. The input filter capacitor supplies current to the PFET switch of the LM3671 in the first half of each cycle and reduces voltage ripple imposed on the input power source. A ceramic capacitor's low ESR provides the best noise filtering of the input voltage spikes due to this rapidly changing current. Select a capacitor with sufficient ripple current rating. The input current ripple can be calculated as:

$$I_{RMS} = I_{OUTMAX} * \sqrt{\frac{V_{OUT}}{V_{IN}} * \left(1 - \frac{V_{OUT}}{V_{IN}} + \frac{r^2}{12}\right)}$$

$$r = \frac{(V_{IN} - V_{OUT}) * V_{OUT}}{L * f * I_{OUTMAX} * V_{IN}}$$

The worst case is when $V_{IN} = 2 * V_{OUT}$

TABLE 1. Suggested Inductors and Their Suppliers

Model	Vendor	Dimensions LxWxH(mm)	D.C.R (max)
DO3314-222MX	Coilcraft	3.3 x 3.3 x 1.4	200 mΩ
LPO3310-222MX	Coilcraft	3.3 x 3.3 x 1.0	150 mΩ
ELL5GM2R2N	Panasonic	5.2 x 5.2 x 1.5	53 mΩ
CDRH2D14-2R2	Sumida	3.2 x 3.2 x 1.55	94 mΩ

OUTPUT CAPACITOR SELECTION

A ceramic output capacitor of 10 μ F, 6.3V is sufficient for most applications. Use X7R or X5R types; do not use Y5V. DC bias characteristics of ceramic capacitors must be considered when selecting case sizes like 0805 and 0603. DC bias characteristics vary from manufacturer to manufacturer and dc bias curves should be requested from them as part of the capacitor selection process.

The minimum output capacitance to guarantee good performance is $5.75\mu F$ at 1.8V dc bias including tolerances and over ambient temperature range. The output filter capacitor smoothes out current flow from the inductor to the load, helps maintain a steady output voltage during transient load changes and reduces output voltage ripple. These capacitors must be selected with sufficient capacitance and sufficiently low ESR to perform these functions.

The output voltage ripple is caused by the charging and discharging of the output capacitor and by the R_{ESR} and can be calculated as:

Voltage peak-to-peak ripple due to capacitance can be expressed as follow:

$$V_{PP-C} = \frac{I_{RIPPLE}}{4*f*C}$$

Voltage peak-to-peak ripple due to ESR can be expressed as follow:

 $V_{PP-ESR} = (2 * I_{RIPPLE}) * R_{ESR}$

Because these two components are out of phase the rms (root mean squared) value can be used to get an approximate value of peak-to-peak ripple.

The peak-to-peak ripple voltage, rms value can be expressed as follow:

$$V_{PP-RMS} = \sqrt{V_{PP-C}^2 + V_{PP-ESR}^2}$$

Note that the output voltage ripple is dependent on the inductor current ripple and the equivalent series resistance of the output capacitor ($R_{\rm ESR}$).

The R_{ESR} is frequency dependent (as well as temperature dependent); make sure the value used for calculations is at the switching frequency of the part.

TABLE 2. Suggested Capacitors and Their Suppliers

Model	Туре	Vendor Voltage Ratii		Case Size Inch (mm)
4.7 μF for C _{IN}				
C2012X5R0J475K	Ceramic, X5R	TDK	6.3V	0805 (2012)
JMK212BJ475K	Ceramic, X5R	Taiyo-Yuden	6.3V	0805 (2012)
GRM21BR60J475K	Ceramic, X5R	Murata	6.3V	0805 (2012)
C1608X5R0J475K	Ceramic, X5R	TDK	6.3V	0603 (1608)
10 μF for C _{OUT}				
GRM21BR60J106K	Ceramic, X5R	Murata	6.3V	0805 (2012)
JMK212BJ106K	Ceramic, X5R	Taiyo-Yuden	6.3V	0805 (2012)
C2012X5R0J106K	Ceramic, X5R	TDK	6.3V	0805 (2012)
C1608X5R0J106K	Ceramic, X5R	TDK	6.3V	0603 (1608)

Micro SMD PACKAGE ASSEMBLY AND USE

Use of the Micro SMD package requires specialized board layout, precision mounting and careful re-flow techniques, as detailed in National Semiconductor Application Note 1112. Refer to the section "Surface Mount Technology (SMD) Assembly Considerations". For best results in assembly, alignment ordinals on the PC board should be used to facilitate placement of the device. The pad style used with Micro SMD

package must be the NSMD (non-solder mask defined) type. This means that the solder-mask opening is larger than the pad size. This prevents a lip that otherwise forms if the solder-mask and pad overlap, from holding the device off the surface of the board and interfering with mounting. See Application Note 1112 for specific instructions how to do this. The 5-Bump package used for LM3671 has 300 micron solder balls and requires 10.82 mils pads for mounting on

the circuit board. The trace to each pad should enter the pad with a 90° entry angle to prevent debris from being caught in deep corners. Initially, the trace to each pad should be 7 mil wide, for a section approximately 7 mil long or longer, as a thermal relief. Then each trace should neck up or down to its optimal width. The important criteria is symmetry. This ensures the solder bumps on the LM3671 re-flow evenly and that the device solders level to the board. In particular, special attention must be paid to the pads for bumps A1 and A3, because $\rm V_{IN}$ and GND are typically connected to large copper planes, inadequate thermal relief can result in late or inadequate re-flow of these bumps.

The Micro SMD package is optimized for the smallest possible size in applications with red or infrared opaque cases. Because the Micro SMD package lacks the plastic encapsulation characteristic of larger devices, it is vulnerable to light. Backside metallization and/or epoxy coating, along with front-side shading by the printed circuit board, reduce this sensitivity. However, the package has exposed die edges. In particular, Micro SMD devices are sensitive to light, in the red and infrared range, shining on the package's exposed die edges.

BOARD LAYOUT CONSIDERATIONS


PC board layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a DC-DC converter and surrounding circuitry by contributing to EMI, ground bounce, and resistive voltage loss in the traces. These can send erroneous signals to the DC-DC converter IC, resulting in poor regulation or instability.

Good layout for the LM3671 can be implemented by following a few simple design rules below. Refer to Figure 9 for top layer board layout.

- Place the LM3671, inductor and filter capacitors close together and make the traces short. The traces between these components carry relatively high switching currents and act as antennas. Following this rule reduces radiated noise. Special care must be given to place the input filter capacitor very close to the V_{IN} and GND pin.
- Arrange the components so that the switching current loops curl in the same direction. During the first half of each cycle, current flows from the input filter capacitor through the LM3671 and inductor to the output filter capacitor and back through ground, forming a current

- loop. In the second half of each cycle, current is pulled up from ground through the LM3671 by the inductor to the output filter capacitor and then back through ground forming a second current loop. Routing these loops so the current curls in the same direction prevents magnetic field reversal between the two half-cycles and reduces radiated noise.
- 3. Connect the ground pins of the LM3671 and filter capacitors together using generous component-side copper fill as a pseudo-ground plane. Then, connect this to the ground-plane (if one is used) with several vias. This reduces ground-plane noise by preventing the switching currents from circulating through the ground plane. It also reduces ground bounce at the LM3671 by giving it a low-impedance ground connection.
- Use wide traces between the power components and for power connections to the DC-DC converter circuit. This reduces voltage errors caused by resistive losses across the traces.
- 5. Route noise sensitive traces, such as the voltage feed-back path, away from noisy traces between the power components. The voltage feedback trace must remain close to the LM3671 circuit and should be direct but should be routed opposite to noisy components. This reduces EMI radiated onto the DC-DC converter's own voltage feedback trace. A good approach is to route the feedback trace on another layer and to have a ground plane between the top layer and layer on which the feedback trace is routed. In the same manner for the adjustable part it is desired to have the feedback dividers on the bottom layer.
- Place noise sensitive circuitry, such as radio IF blocks, away from the DC-DC converter, CMOS digital blocks and other noisy circuitry. Interference with noisesensitive circuitry in the system can be reduced through distance

In mobile phones, for example, a common practice is to place the DC-DC converter on one corner of the board, arrange the CMOS digital circuitry around it (since this also generates noise), and then place sensitive preamplifiers and IF stages on the diagonally opposing corner. Often, the sensitive circuitry is shielded with a metal pan and power to it is post-regulated to reduce conducted noise, using low-dropout linear regulators.



20108449

FIGURE 9. Top layer board layout for SOT23-5

△ .004 [0.1] C

5X .0170±.0025 [0.432±0.063] | \Phi .008 [0.2] \W | C | A \S | B \S

CONTROLLING DIMENSION IS INCH VALUES IN [] ARE MILLIMETERS

.002-.006 [0.05-0.15] TYP


(.025) [0.635]

MF05A (Rev B)

-SEATING PLANE

.014-.022 [0.36-0.55] TYP

5-Lead SOT23-5 Package NS Package Number MF05A



5-Bump (Large) Micro SMD Package, 0.5mm Pitch NS Package Number TLA05CBA

The dimensions for X1, X2, and X3 are as given:

X1 = 1.057 mm +/- 0.030mm

X2 = 1.387 mm +/- 0.030mm

X3 = 0.600 mm + /- 0.075 mm

Notes

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

Leadfree products are RoHS compliant.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560